DEVELOPMENT OF A LFCSF (LEAD FRAME CHIP SCALE PACKAGE) INTEGRATED CIRCUIT PADDLE SCRATCH REJECT VERIFIER

Design Project

HATHAMIEL O. DELGADO JOHN GLENN C. RANCAPAN

Callege of Engineering and Information Technology

CAVITE STATE UNIVERSITY

Indung: Cavita

June 2018

DEVELOPMENT OF A LFCSP (LEAD FRAME CHIP SCALE PACKAGE) INTEGRATED CIRCUIT PADDLE SCRATCH REJECT VERIFIER

Undergraduate Design Project
Submitted to the Faculty of the
College of Engineering and Information Technology
Cavite State University
Indang, Cavite

In partial fulfilment
of the requirements for the degree
Bachelor of Science in Electronics Engineering



NATHANIEL O. DELGADO JOHN GLENN C. KANCAPAN June 2018

ABSTRACT

DELGADO, NATHANIEL O. and RANCAPAN JOHN GLENN C. Development of an LFCSP (lead frame chip scale package) Integrated Circuit Paddle Scratch Reject Verifier Undergraduate Design Project. Bachelor of Science in Electronics and Communications Engineering. Cavite State University, Indang, Cavite. May 2018. Adviser: Engr. Nemilyn A. Fadchar.

The general objective of the study was to design and develop an LFCSP (lead frame chip scale package) Scratch Reject Verifier. The design project was composed of the image acquisition device and the image processing software. The image processing software runs on MATLAB student version. A graphical user interface (GUI) was also developed to run the functions of the program conveniently. The device was pilot tested by the researchers at Engineering Science (ES) Building, College of Engineering and Information Technology (CEIT), Cavite State University (CvSU), Indang, Cavite and at Silang, Cavite and was evaluated at Analog Devices Inc. on April 2018. Based on the results of the evaluation, the project met the given objectives. The system has an accuracy of 95 percent in classifying sixty scratch reject samples as "good" or "reject" in a significantly lower average duration of 47.4 seconds than manual verification. The device results were further verified by the researchers through manual measurement of the scratches by using gridlines. The device was also able to prove its functionality, reliability, usability, learnability, consistency, perceptual limitation and usefulness through the evaluation of the back/ end process engineers.

TABLE OF CONTENTS

	Page
BIOGRAPHICAL DATA	iii
ACKNOWLEDGMENT	v
ABSTRACT	ix
LIST OF TABLES	xv
LIST OF FIGURES.	xiv
LIST OF APPENDIX FIGURES	xv
LIST OF APPENDICES	xvi
INTRODUCTION	1
Statement of the Problem	2
Objectives of the Study	2
Significance of the Study	3
Time and Place of the Study	3
Scope and Limitations of the Study	3
Definition of Terms	4
REVIEW OF RELATED LITERATURE	6
METHODOLOGY	16
Materials	16
Methods	16
Design considerations	17
System Overview	18

System Flowchart	19
Software Development	21
Testing and Evaluation	21
Cost Computation	23
RESULTS AND DISCUSSION	24
Principle of Operation	24
Presentation and Analysis of the Design	27
Construction of the Scratch Reject Verifier Program	30
Testing and Evaluation	32
Results of the Evaluation	33
Cost Computation	64
SUMMARY, CONCLUSION, AND RECOMMENDATIONS	65
Summary	65
Conclusion	66
Recommendations	67
REFERENCES	68
APPENDICES	70

LIST OF TABLES

Table		Page
1	Data gathered for the total duration of verification of 60 samples using the LFCSP Scratch reject verifier and the manual verification (in seconds) in TEST I	33
2	Comparison of duration (in seconds) of the LFCSP scratch rejects verifier and the manual verification in TEST I	35
3	Data gathered for the classification of the samples and percentage of scratch (in percent) using the LFCSP Scratch reject verifier and the classification using the manual verification in TEST I	36
4	Summary of the data gathered/remarks with regards to the functionality of the system and device	38
5	Statistical results on the functionality of the system and device	39
6	Summary of data gathered/remarks with regards to the reliability of the system and device	40
7	Statistical results on the reliability of the system and device	41
8	Summary of the data gathered/remarks with regards to the usability and design of the system and device	42
9	Statistical results on the usability and design of the system and device	43
10	Summary of the data gathered/remarks with regards to the learnability of the system and device	44
11	Statistical results on the learnability of the system and device	44
12	Summary of the data gathered/remarks with regards to the consistency of the system and device	45
13	Statistical results on the consistency of the system and device	46
14	Summary of the data gathered/remarks with regards to the	

	perceptual limitation of the system and device	47
15	Statistical results on the perceptual limitation of the system and device	48
16	Summary of the data gathered/remarks with regards to the usefulness of the system and device	49
17	Statistical results on the usefulness of the system and device	50

\

LIST OF FIGURES

Figure		Page
1	Image processing algorithm (Mahure & Kulkarni, 2013)	7
2	Isometric Cut Away View of the LFCSP (Griffin, 2006)	10
3	The expected output of LFCSP (lead frame chip scale package) Integrated Circuit Paddle Scratch Reject Verifier	17
4	The system flowchart of the LFCSP (lead frame chip scale package) Integrated Circuit Paddle Scratch Reject Verifier	19
5	The system flowchart of the LFCSP (lead frame chip scale package) Integrated Circuit Paddle Scratch Reject Verifier (continuation)	21
6	The expected user interface of LFCSP (lead frame chip scale packag Integrated Circuit Paddle Scratch Reject Verifier	ge) 19
7	Select Device button	25
8	Threshold Adjust	25
9	Capture Image button	26
10	Percentage Display and Classification of the Sample	26
11	The side view of the fabricated scratch verifier	27
12	Plastic arm	28
13	Granite Platform	29
14	IC Holder	29
15	First testing of the device	32
16	Testing of the device after fixing the code	33

LIST OF APPENDIX FIGURES

Appendix Figure		Page
1	The microscopic camera	58
2	Image Acquisition System	58
3	Lighting Adjustment Button	59
4	Camera Holder	59
5	System GUI	60

LIST OF APPENDICES

Appendix		Page
1	Figures	71
2	Raw Data	79
3	Specification Sheets	101
4	Computations	108
5	Program Codes	119
6	Letters	131

DEVELOPMENT OF A LFCSP (LEAD FRAME CHIP SCALE PACKAGE) INTEGRATED CIRCUIT PADDLE SCRATCH REJECT VERIFIER

Nathaniel O. Delgado John Glenn C. Rancapan

An undergraduate design project submitted to the faculty of the Department of Computer and Electronics Engineering, College of Engineering and Information Technology, Cavite State University, Indang, Cavite in partial fulfilment of the requirements for the degree of Bachelor of Science in Electronics Engineering with Contribution No.2017-18-2-101. Prepared under the supervision of Engr. Nemilyn A. Fadchar.

INTRODUCTION

In semiconductor company, the cost of shipping reject products can significantly impact the company's revenues and profitability, because of potential returns, loss of customer and damaged reputation. Nowadays, as devices become more complex and continue to shrink in size. The defects also become more complex and shrink in size.

Manual verification of IC final product slows down the production process in semiconductor companies. The process mainly depends on the QA (quality assurance) personnel and varies from one QA to another. Image processing is now being used to solve wide variety of problems and its application in the industry became a trend.

Common problems encountered in semiconductor companies regarding IC fabrication are the scratches on the surface of the IC that is caused by various factors. The scratches in final products may not be suitable and acceptable for the customers.

Currently, in semiconductor manufacturing company, the IC scratch verification process is done manually. The QA operator usually decides if the scratches in the ICs may